Abstract-This work discusses a knowledge module in an undergraduate logic design course for electrical engineering (EE) and computer science (CS) students, that introduces them to nanocomputing concepts. This knowledge module has a twofold objective. First, the module interests students in the fundamental logical behavior and functionality of the nanodevices of the future, which will motivate them to enroll in other elective courses related to nanotechnology, offered in most EE and CS departments. Second, this module can be used to let students analyze, synthesize, and apply their existing knowledge of the Karnaugh-map-based Boolean logic reduction scheme into a revolutionary design context with majority logic. Where many efforts focus on developing new courses on nanofabrication and even nanocomputing, this work is designed to augment the existing standard EE and CS courses by inserting knowledge modules on nanologic structures so as to stimulate student interest without creating a significant diversion from the course framework.
I. INTRODUCTION
T HERE is a consensus among computing researchers that CMOS devices will stop scaling sometime around the year 2020 [1] . Some of the promising technologies such as quantum-dot cellular automata (QCA) [2] , [3] , single electron transistors (SETs) [4] , carbon nanotubes (CNTs) [5] , and tunneling phase logic (TPL) [6] have the potential to replace the current generation of CMOS. It is very difficult to tell in advance which particular technologies or their variants are going to become important for system designers in coming years. What is necessary for students is to recognize that technologies change, and that they must adapt to those changes. The learning module described by this paper is an example of one of the directions in which students might need to adapt. Furthermore, the introduction to some nanocomputation concepts seems worthwhile in order to provide students of electrical engineering (EE) and computer science (CS) with the knowledge of future nanodevices and their associated logic. Prior work in this area mostly focuses on teaching nanotechnology fabrication processes, rather than enhancing the existing coursework to introduce a flavor of nanotechnology, especially with a design perspective. Logic design students in both EE and CS will have to design circuits in these technologies based on the logic associated with the technologies. The logic primitive for one nanodevice might not be the same as that of another. For example, in QCA [7] , [8] , the optimum designs are those that make use of majority logic. Similarly, while using SET and TPL, minority gate logic design is used to implement circuits [9] . Apart from the logic associated with these new technologies, students also need to be aware of design methods that can make use of present Boolean logic designs and transform them into logic associated with the future technologies. Several research efforts are currently underway on logic-level and circuit-level designs of these nanotech devices. The goal of this study is to augment the existing courses a flavor of nanotechnology in a user-friendly manner. This generates interest amongst students and motivates them to enroll in other existing nanotechnology courses [10] .
This work aims to provide a seamless learning curve to the students, maximizing the gains they obtain from this knowledge module without hindering their normal learning curve. In order to achieve this, the concept of majority network was introduced in the class following that which covers the Karnaugh map ( -map)-based logic minimization techniques (for AND/OR logic). Since -maps are an integral part of any logic design curriculum, this topic offers the right context to introduce the students to nanocomputing.
The educational experiments are designed not only to expose the students to newer technology, but also to test their synthesis and comprehension skills on the learnt -map in previous lectures. The knowledge module consists of three parts. Initially, students are introduced to some novel nanodevices and logic primitives for such technologies. Next, they analyze simple majority logic design examples that enable usage of familiar logical concepts to perform simple analysis. Finally, the students use the knowledge obtained in the first two parts to design a small circuit, using a novel algorithm showing a higher level comprehension, synthesis and application. At each step there needs to be a smooth transition between the consecutive stages of the module to maximize learning by applying familiar logic design concepts.
Worksheet assignments are handed out at each step of the module to evaluate student learning. Finally, an abstracted view of QCA logic and functionality is demonstrated to motivate students to pursue nanodevice and nanocomputing research. At every step, as well as exposing students to nanotechnology, a further goal is to enhance their critical thinking by reinforcing the newly-learnt ideas and synthesis of novel logic structures by applying the logic design concepts with which they are familiar. This process will help students to understand how ex- isting design techniques can be adapted to new technologies. This knowledge module was introduced in two semesters (fall 2006 and spring 2007) thus creating a broader base of students to evaluate outcomes and progress.
II. DIGITAL LOGIC DESIGN COURSE
The knowledge module on nanocomputing is part of the undergraduate logic design course. This course is offered twice a year (fall and spring). The class consists of two lectures per week, each 90 minutes long. This logic course is one of the core courses for EE students and is a prerequisite for a number of advanced courses, such as CMOS very large scale integration (VLSI) design, and microprocessor design. Students taking this course are usually in their sophomore or junior year. Most of the students are not yet familiar with Boolean logic or with the current technology being used in the industry to design circuits. Since this is the first course of this type that they undertake, their interest in this course may well determine their future in this area. This course deals with number systems and basic arithmetic operations. Also, this class is the first time students are exposed to 2's complement and 1's complement addition and subtraction. Students are also taught various logic reduction schemes, one of which is -maps. They are supposed to design small subsystems like adders and multiplexers, and the course is concluded with basic sequential circuit design. Since this course is an introduction to digital logic and computing, its subject matter was an appropriate one in which to give a flavor of nanologic.
III. -MAP BASED KNOWLEDGE MODULE
The knowledge module discussed in the work was presented to the students over a period of two lectures, each 90 minutes in length. The lecture materials for this module include PowerPoint presentations and worksheet assignments. The material presented in the class covers the concepts introduced in this module sufficiently that additional books or reference material are not recommended. This position is supported by the student feedback received. The students, however, were directed to visit some websites [2] , [11] - [13] , that provide tutorials for the nanotechnologies discussed in this module.
A. Intellectual Merit
The intellectual merit of this work is twofold. The aim is to motivate students in EE towards engaging with future technologies, and also to reinforce their knowledge of -maps. This module helps them apply their knowledge of -maps to a novel majority logic synthesis application, and helps to improve their analytical skills.
In the beginning of this knowledge module, the study of various promising nanotechnologies that are being researched was presented to the students. Since this is a design-oriented course, students do not need to be overwhelmed with the fabrication details of the technology. Focus is rather on the functionality and logic associated with the technology. Some interesting technologies such as QCA, CNT, and SET were short-listed for this purpose. The primary reason to choose these three technologies is that all three of them use different logic schemes for implementation. While QCA uses majority logic, CNT implements traditional NAND logic and SET uses minority logic. Fig. 1 shows the schematic representation of these devices.
Each of these devices is based on novel concepts. QCA uses coulumbic interaction between adjacent QCA cells to transfer information, rather than the flow of charge used in current technologies. While CNT technology uses similar logic concepts to CMOS, CNT has a completely different implementation which uses carbon allotropes, rather than the silicon used in the current technology. SET technology uses a very novel effect called a "coulomb blockade" to perform logical operations.
Since the knowledge module only spanned two lectures, there was not time to educate the students about the quantum mechanical properties of these devices. The major focus of this work is to abstract the logical behavior of these devices and present it to the students in a way that is easy to comprehend. The algorithm used in this module is difficult for these students to understand. The algorithm uses a multilevel iterative design procedure which is beyond the scope of the undergraduate logic design course. In order to make the algorithm accessible to the class, it was first solved for a number of common logic expressions, such as an even parity generator and an odd parity generator. These expressions are regularly used in the undergraduate logic design class and students are quite familiar with them. Next, the instructor demonstrates this algorithm to the students with these simple examples and asked students to design a new circuit based on that. The objective is to give the students an understanding the algorithm without their getting overwhelmed with the iterative procedure used to optimize the logical function. In order to enable students to use the algorithm they were only provided with a library of five such -map patterns (a total of up to 38 such patterns could be available). Students needed to choose three patterns to out of the five provided to effectively represent a Boolean logic function as a majority logic function.
This module is also intended to reinforce their grasp of digital logic concepts-namely algebraic manipulation, logic minimization, and the true meaning of minterms. The students were able to synthesize and apply their knowledge of achieving irredundant prime implicants into achieving the minimum majority network.
B. Teaching Methodology
The teaching methodology is threefold. The instructor first demonstrates how students can relate the already familiar Boolean logic concepts to logic associated with other nanodevices. This step helps the students grasp the underlying idea behind the new information and relate it to the information they have learnt in the previous lectures of this class. This step will also help them reinforce the existing knowledge, thus resulting in increased information acquisition and retention.
Second, students are shown how they can use this acquired knowledge to analyze the new logic style by making use of a simple AND/OR mapping scheme. Since students are already familiar with AND/OR gates, they often find it really interesting to see how the same type of analysis can be performed using majority logic. This step helps the students visualize and analyze the new logic style with a minimum diversion of effort, and was observed to have great impact on student learning (discussed in Section III). It is important for students to realize that while logic styles might change when technology changes, the inherent concepts regarding design styles remain the same.
Students are taught how a three-input majority gate can be represented as an AND or OR gate by fixing one of its inputs as a 0 or 1, respectively, as shown in Fig. 2(a) . In this way, students are able to visualize and synthesize small Boolean circuits using majority gate logic just by representing each AND and OR gate by its equivalent majority gate. Fig. 2(b) shows QCA implementation [2] for the Boolean expression mapped by AND/OR logic in Fig. 2(a) . The instructor also emphasized that any Boolean function can be implemented by using majority gates and inverters. Fig. 3(a) shows the AND/OR mapping of a reduced Boolean logic function (shown in Fig. 2 ) and Fig. 3(b) shows its QCA implementation.
As a final part of this logic module, students were asked to perform a relatively complex design algorithm by applying the already-known -map to the new logic style to which they had just been exposed in the earlier part of this module. 
C. -Maps in Logic Design Course
-maps are a graphical representation used to reduce complex logical expressions to a simple form. -maps are one of the most essential elements of any digital logic design curriculum. They facilitate learning by representing information in a graphical format that is easier to comprehend, analyze, and evaluate. The patterns that the students are looking at traditionally in a logic design course are connected to AND/OR logic and the patterns resemble squares/rectangles of by cells, due to the algebraic adjacency. However, for majority logic, the patterns are of irregular shape and students need to understand and comprehend the differences and similarities between the logic styles.
A Boolean logic function can be minimized by mapping all the zeros and ones in the truth table to a -map. Adjacent ones are combined as a rectangular group in the -map, each representing a minterm. The ones in a -map are grouped by first trying the largest group and then grouping them in decreasing order of , , and so on. This grouping is done only on a rectangular or square matrix of by cells. In this way, each one mapped on the -map has to be covered and each group represents a minterm of the reduced Boolean logic function.
In order to change a Boolean logic function to a majority logic function, the ones are not grouped in the way previously described; rather they are grouped according to one of the shapes in the prebuilt library of 38 such shapes. Each shape in the library denotes a majority logic function of at most three variables. Fig. 4(a) shows how a logic expression mapped on a -map will appear in the reduced form in Boolean logic. It can be seen that the reduced Boolean expression contains three minterms, where each minterm is a group of two adjacent ones. All four ones cannot be grouped in a matrix of 2 2. Hence, they are grouped in three matrices of 2 1. Each grouping represents a minterm in the reduced expression. The schematic of reduced expression is shown in Fig. 4(b) . Fig. 4(c) shows that all the four ones can be grouped together to represent a majority gate of three variables. The schematic of a three input majority gate (derived from the -map) is shown in Fig. 4(d) .
D. Algorithm
The algorithm demonstrated for majority logic in [9] is complex to understand, and had to be simplified significantly to enable undergraduate logic design students to understand and implement it in their worksheets. The algorithm makes use of a library of 38 predetermined -map patterns. An iterative algorithm then chooses the three most optimum -map patterns each of which represents a majority logic function ( , , and ). Using [14] it as been proven that any three input logic function can be represented using a maximum of four majority gates
(1) Fig. 5(a) shows the schematic of a majority logic function obtained after using the algorithm that reduces a complex three input Boolean logic function to a majority logic function. Fig. 5(b) shows the QCA implementation of a four majority gate design derived using the -map based design algorithm discussed previously.
In the next section, the impact of this knowledge module is evaluated based on the performance of students in each of the worksheets handed out to them.
IV. EVALUATION
In order to evaluate the level of understanding that students gained from this course module, they were given worksheets at the end of each step of this knowledge module. This study followed Bloom's taxonomy [15] in the cognitive domain in the design of these worksheets, in order to maximize the potential benefit to the students. The cognitive domain deals with the development of knowledge and development of intellectual attitudes and skills.
A. Worksheet Details
Worksheet 1 evaluated their understanding of QCA majority logic. This worksheet gives an idea of the interest and the level of understanding shown by the class to the new concepts. For the students, this worksheet evaluates their information acquisition of a novel concept. This worksheet deals with the knowledge and comprehension skills.
Worksheet 2 evaluated their level of understanding to perform an AND/OR mapping of simple Boolean expressions. This worksheet helps the students not only perform the simple design, but also evaluates the seamless transition between known concepts using old logic style to a novel logic style. This worksheet deals with the application and analytical skills of the students.
Finally, in Worksheet 3, students were asked to perform a -map based synthesis method to reduce a complex three input logic function. Students were also asked to perform an AND/OR mapping for the same function so as to understand the advantage of the -map-based method over the AND/OR mapping method. Not only does this worksheet challenge the analytical skills of the students by applying the knowledge attained in this course to a totally new logic style, it also enhances their critical thinking by reinforcement of known ideas. They see how -maps, while being an important part of logic design curriculum, can also be used as a design tool for other logic styles. This worksheet falls under the category of synthesis skills (different from majority logic synthesis discussed previously) in the cognitive domain.
B. Evaluation of Worksheets
This knowledge module was first taught in the digital logic design course to undergraduate EE students in fall 2006. The results of the worksheets and the feedback were quite encouraging and it was decided to teach this module again in the spring 2007 semester. The results of grades assigned to students in all three worksheets are tabulated in Table I. • In Worksheet 1, 81.25% of students were able to complete each problem (Grade A) in fall 2006 as compared to 59.09% in spring 2007. Overall, students in the fall 2006 semester were better able to grasp QCA concepts.
• In Worksheet 2, 68.75% of students were able to complete each problem (Grade A) in fall 2006. In spring 2007, 50% of students received Grade A.
• In Worksheet 3, interestingly, in spring 2007 the percentage of students who were able to understand the synthesis algorithm properly, and achieve a Grade A, doubled as compared to fall 2006. In order to gain more insight on the relevance of the worksheet results presented in this study, a t-test analysis was performed on all the three worksheets to assess if the data from the two sample groups are statistically different from each (QUESTIONS 1-4) other. For the purpose of evaluation numerical grades were assigned to each letter grade that the students received in the worksheets ( , , , and ). The mean, standard deviation and two-tailed -values were then calculated using this data to calculate the statistical significance. Data from the first two worksheets show that even though there is a significant difference in performance in two semesters, the -values indicate that the results are not significant enough to draw any strong conclusion (statistical diversity is very low, ). For Worksheet 3, both the groups showed an adequate understanding of the complex algorithm; however, the second group performed significantly better than the first group ( ). One of the reasons for this could be the fact that in spring 2007 this knowledge module was introduced a few classes after they were taught -maps and, hence, by then they were already very comfortable with the -maps and found it challenging to solve new problems using them.
Despite the difference in grading patterns of the two semesters, it was interesting to see that students from both classes were very motivated towards learning more about nanotechnology, and were very comfortable in using their -map knowledge and applying it to majority logic design. This result is evident from the feedback received from the students as discussed in the next section.
V. FEEDBACK FROM STUDENTS
At the end of each semester the students' opinions were collected as a feedback survey. This feedback served several purposes. Even though the worksheet assignments were graded, they only provide an idea of the level of understanding the students gather from this knowledge module. The feedback survey helps by giving the students' perspective, and their ideas to improve this course module, as well as evaluating if it was able to achieve the desired objectives. As per Bloom's taxonomy, this feedback survey along with the results of graded worksheets falls under the evaluation skills.
Feedback Questions were as follows. 1) How did you find the lecture on nanologic? 2) How comfortable you were in extending -map knowledge and applying it to nanotechnology? 3) How well did you understand the lectures? 4) How would you rate the worksheet assignments on logic flow in QCA?
5) Would you have liked to have more classes on nanologic devices? 6) Do you think these lectures were helpful in motivating you to study more on these devices? 7) Do you think nanologic should be made a part of the curriculum in future logic design classes? Since this knowledge module has a twofold objective, Question 2 and Question 6 are of particular interest. In Question 2, an overwhelming 86% of the students were able to use -map knowledge for majority logic synthesis. Approximately 42% could do this easily, while almost 44% of the class could do it with some effort. In Question 6, an overwhelming 89% of the students showed motivation to learn more about future nanotech devices. While 23% said that the lectures were very motivating, another 66% developed an interest in the subject and thought them to be useful.
Other feedback shows that students are very keen to learn more about nanotechnology and the logic associated with it. The majority of them suggested that it was a good idea to introduce this topic, and that they would even like to see it as a part of the EE curriculum. Tables II and III show the pie charts for each question asked in the survey. The survey included students from both the semesters in which the module was taught, providing a broader base for the feedback.
VI. CONCLUSION
This module will serve as a good resource for faculties teaching logic design classes. The results from worksheets and the feedback survey suggest that this work achieved the desired objectives. Students were motivated to learn more about nanotechnology and nanocomputing in an effective and understandable way. The module also strengthened their knowledge in -maps, and helped them to develop cognitive skills to apply this knowledge in a very novel way. The deliverables of this work are the lecture notes, sample student worksheets and feedbacks. In future semesters, students will be introduced to other promising nanologic devices such as SET and TPL, and the logic associated with them.
VII. TEACHING MATERIALS
The supplementary teaching materials with guidelines for their use will be available on the website: http://www.eng.usf. edu/~bhanja/nanologic.htm. The website [16] also contains copies of graded worksheets and feedback surveys. A number of links to other websites, that offer further useful resources and teaching material, are also provided. The website content will be updated each semester, or whenever the knowledge module is altered for different nanotechnologies.
